+7 (495) 987 43 74 ext. 3304
Join us -              
Рус   |   Eng

articles

simulation of instruction set extension for transactional memory of modern central processors

Published in № 5(53) 27 october 2014 year
Rubric: Resource management
Authors: Yulyugin E., Rechistov G.
Simics, TSX, RTM, simulation, transactional memory

The author:

Yulyugin E.

Degree:

Student, Moscow Institute of Physics and Technology, Intel Corporation

The author:

Rechistov G.

Degree:

Phd in Technique, Intel Corporation

Location:

Moscow